

***MLX71122 RF Receiver***  
***Programming Software Manual***  
***Software Version v3.1***

***Software Revision History***

<b>Software Revision</b>	<b>Date</b>	<b>Changes</b>	<b>Doc. Rev.</b>
v2.0	28.08.2006	Initial Version for MLX71122A	001
v2.1	03.01.2007	Adaptation of software to 2 <sup>nd</sup> version of MLX71122A	002
v3.1	10.04.2008	Adaptation of software to 2 <sup>nd</sup> version of MLX71122B	003

## Content

<b>1</b>	<b>General Description .....</b>	<b>4</b>
<b>2</b>	<b>Hardware and Software Requirements.....</b>	<b>5</b>
<b>3</b>	<b>Installation and Files.....</b>	<b>5</b>
<b>4</b>	<b>Using the Software.....</b>	<b>6</b>
4.1	Software Start Up .....	6
4.2	Menus.....	7
4.2.1	File.....	7
4.2.2	LPT.....	7
4.2.3	Settings .....	7
4.2.4	About.....	7
4.3	Send to IC - Button.....	8
4.4	Tuning Info - Frame.....	8
4.5	Program Status Line.....	8
4.6	IC Status - Frame .....	9
4.7	Frequency Pre-Selection - Frame .....	9
<b>5</b>	<b>Description of the Control Tabs.....</b>	<b>10</b>
5.1	Mode Control – Tab.....	10
5.1.1	Operation Mode.....	10
5.1.2	Multi Functional Output Mode .....	11
5.1.3	Function of LDRSSIL bit.....	11
5.1.4	Bit Slicer Mode .....	11
5.1.5	DTAO Polarity .....	11
5.1.6	Demodulation Type .....	11
5.2	Gain Control – Tab .....	12
5.2.1	LNA.....	12
5.2.2	IF Filter .....	12
5.2.3	1 <sup>st</sup> Mixer Gain .....	12
5.2.4	2 <sup>nd</sup> Mixer Gain .....	13
5.2.5	Demodulator Gain .....	13
5.2.6	RSSI Gain .....	13
5.2.7	Enable AGC .....	13
5.2.8	Delay Settings .....	13
5.2.9	Delay Mode .....	13
5.3	PLL Control – Tab .....	14
5.3.1	LDTIME .....	14
5.3.2	LDMODE.....	14
5.3.3	LDERR .....	14
5.3.4	CPCUR.....	15
5.3.5	ROCUR .....	15
5.3.6	PRESCUR.....	15

5.3.7	<i>PFDPOL</i> .....	15
5.3.8	<i>VCO Range</i> .....	15
5.3.9	<i>VCO Buffer Current</i> .....	15
5.3.10	<i>VCO Core Current</i> .....	15
5.4	<i>Frequency and IFF Control – Tab</i> .....	16
5.4.1	<i>Auto Adjustment</i> .....	16
5.4.2	<i>Halt</i> .....	16
5.4.3	<i>RIFF Divider</i> .....	16
5.4.4	<i>IFF Preset Value</i> .....	17
5.4.5	<i>IFF centre freq.</i> .....	17
5.4.6	<i>f<sub>XTAL</sub></i> .....	17
5.4.7	<i>R Divider</i> .....	17
5.4.8	<i>f<sub>RF</sub></i> .....	17
5.4.9	<i>A</i> .....	17
5.4.10	<i>N</i> .....	17
5.4.11	<i>N<sub>TOT</sub></i> .....	17
5.4.12	<i>Calculate Button</i> .....	17
5.4.13	<i>LO1</i> .....	18
5.4.14	<i>LO2</i> .....	18
5.4.15	<i>LO2DIV</i> .....	18
5.5	<i>Register Set - Tab</i> .....	18


PRELIMINARY

## 1 General Description

The PC programming software can be used to control the operational modes of the MLX71122 RF receiver at its Serial Programming Interface (SPI) through the three pins A/SCLK, B/SDTA and C/SDEN. The pin SPISEL must be at logic HIGH in order to set the MLX71122 to SPI mode. Otherwise the receiver operates in stand-alone (or ABC) mode and cannot be programmed via the three pins A/SCLK, B/SDTA and C/SDEN.

In SPI mode, it is possible to write in and read out the seven control registers R0 to R6. Register R7 is a read-only register for status information. In ABC mode, 8 predefined frequency channels between 369.5 MHz and 395.9 MHz can be selected by parallel programming at the three pins A/SCLK, B/SDTA and C/SDEN.

A block diagram of the receiver is shown below.



The following tables show the functionality of the three digital control pins that are used for general operating mode selection.

Pin	Value	Function
SPISEL	0	ABC mode - stand-alone mode, 8 pre-defined frequencies
	1	SPI mode - programmable mode, full control via SPI

Pin	Value	SPISEL	Function
MODSEL	0	0	FSK receive mode
		1	no effect
	1	0	ASK receive mode
		1	no effect
ENRX	0	0	Receiver in shutdown mode
		1	Receiver in last programmed operational mode
	1	0	Receiver in receive mode
		1	Receiver in receive mode

## 2 Hardware and Software Requirements

The MLX71122 program is written for PC hardware that has 32-bit Microsoft Windows™ installed. It runs under Windows 95/98/2000 and Windows XP. The program uses TVicPort I/O driver to interface to the parallel port. We recommend the use of Windows 2000™ or later system versions.

The computer's parallel printer port (LPT) is used to send signals to the IC and to read data from the IC. Port addresses 0x278, 0x378 and 0x3BC (hexadecimal) are supported.

The following LPT ports can be connected with the corresponding IC pins:

LPT port	Direction	IC pin	Cable pin
BUSY (pin11)	←	<b>MFO</b> (pin 23)	<b>Connected (1)</b>
GND (pin18-25)	—	GND	<b>Connected (2)</b>
D1 (pin3)	→	<b>A/SCLK</b> (pin 19)	<b>Connected (3)</b>
D2 (pin4)	→	<b>B/SDTA</b> (pin 18)	<b>Connected (4)</b>
D0 (pin2)	→	<b>C/SDEN</b> (pin17)	<b>Connected (5)</b>

A programming cable with male 25-pole SUB-D connector is available on request or can be purchased together with the evaluation board EVB71122. Note that pin 7 of the MLX71122 (SPISEL) is connected to logic HIGH on the EVB71122. This is to set the receiver to SPI mode.

## 3 Installation and Files

The installation program will ask you for a folder where you want to install the files. By default, the program installs the software in the directory:

C:\Program Files\Melexis\MLX71122\_V31

The Following files will be installed:

File	Function
MLX71122_V31.exe	Main program executable
unins000.exe	Program to uninstall the software
unins000.dat	Uninstall data file
MLX71122.ini	Init file for windows start of main program
TVicPort.dll	Dynamic library to support port programming
ReadMe.txt	ReadMe file


We recommend creating the icon of the main program on your PC's desktop to easily access the program. The working directory folder of the link should be set to the installation folder.

Copyrights:  
TVicPort I/O driver, © En Tech Taiwan  
Windows 95/98/2000 and Windows XP, © Microsoft Corporation.

## 4 Using the Software

### 4.1 Software Start Up

The software can be started by double clicking on the main program icon in the installation directory or by double clicking on the link. During start-up the software reads out the corresponding init-file and restores all settings that were active when the software was regularly closed the last time.



A typical first menu view of the program is shown in the figure above. The program starts up with the tab **Mode Control** activated.

Data is only sent to the IC if the **Send to IC** button is pressed or **Send always** is activated.

## 4.2 Menus

### 4.2.1 File

The menu file contains three menu items:

- Load Config                    load a previously defined config-file and activate the new state
- Save Config                    save the actual state in a new config-file
- Exit                             close the program and save the state into the init-file

The Exit field in the window frame has the same function as the Exit menu item. After a configuration is loaded its file name is displayed in the window title as reminder.

### 4.2.2 LPT

This menu enables the user to choose a LPT port address to use for the programming. Three port addresses are supported (in hexadecimal):


- 0x278
- 0x378     (default)
- 0x3BC

The port address is displayed in the **Program Status Line** at the lower-right corner of the program window.

### 4.2.3 Settings


The Defaults menu item of this menu restores the state that is hard-coded on the IC and that is active after powering up the IC. The default receive frequency is 384MHz. After recovering the default settings the text Default Settings is displayed in the window title as reminder.

### 4.2.4 About



This menu displays a window with information about the LPT-port to pin connections.


### 4.3 Send to IC - Button



After pressing the **Send to IC** button the registers R0 to R6 of the IC will be programmed with the data from the actual state.

If the checkbox **Send always** is activated this operation is performed every time a control field is changed. This can be used to simplify monitoring of single setting changes but it can produce unwanted intermediate states if more than one setting has to be changed.

### 4.4 Tuning Info - Frame




The values of seven important frequencies are displayed in the tuning info frame:

- f<sub>RF</sub>: actual receive frequency
- f<sub>CH</sub>: channel step width
- f<sub>IF1</sub>: first intermediate frequency after the first mixer
- f<sub>IF2</sub>: second intermediate frequency after the second mixer
- f<sub>LO1</sub>: VCO output frequency or LO input frequency of first mixer
- f<sub>LO2</sub>: LO input frequency of second mixer (depends on f<sub>LO1</sub>)
- f<sub>PFD</sub>: working frequency of the phase-frequency detector of the PLL


All frequencies are given in MHz with three post decimal positions.

### 4.5 Program Status Line



The Status Line at the bottom of the program window displays three status values. The name of the actual tab field is shown on the left hand side. The middle part displays the selected operation mode and the output mode of the MFO pin separated by a vertical bar. On the right hand side the actual LPT port address is shown.

#### 4.6 IC Status - Frame




The IC Status frame displays information about the internal state of the IC if the Multi Functional Output (MFO) mode is set to **SPI out** (left figure). A click on the Refresh button reads out the data from the MFO-pin of the IC.

The following data is displayed:

Field	Value	Meaning
IFFVAL	Integer number between 0 and 255	Tuning value of the internal IF filter
IFFSTATE	tuned	Filter tuned or auto-tuning disabled
	tune up	Tuning up the filter frequency
	tune dn	Tuning down the filter frequency
	CCO fail	Master oscillator of filter does not work
LD	locked	PLL locked in
	Not locked	PLL not locked in
RSSI	Low	V <sub>RSSI</sub> in lower region
	In range	V <sub>RSSI</sub> in mid region
	High	V <sub>RSSI</sub> in upper region
LD Time	Time in ms	Approximate PLL lock time

LD is only displayed if **Lock Detect** is selected in **function of LDRSSIL bit** or MFO-mode is set to **LD-out**. In LD-out mode the additional field **LD Time** is displayed (right figure) and the PLL lock in time is measured every time when data is send to the IC.

#### 4.7 Frequency Pre-Selection - Frame




Four fixed receive frequencies at 315.0MHz, 433.9MHz, 868.3MHz or 915.0MHz can be pre-selected to ease the initialization of the receiver. All settings of the receiver are affected and are reset to their default value with respect to the receive frequency.

## 5 Description of the Control Tabs

The user can select five tabs for different control settings of the SPI-mode.

### 5.1 Mode Control – Tab



The Mode Control tab displays all dialog fields that are used to change the operating modes of the circuit. On top are the controls for the **Operation Mode** and the mode of the **Multi Functional Output (MFO)**.

#### 5.1.1 Operation Mode

Selections are:

- Shutdown                      all blocks deactivated, only SPI active (default)
- Receive                        receiving data from LNAI at selected frequency
- RO and bias only              only biasing system and reference oscillator are working
- Synthesizer only              only biasing system, reference oscillator and PLL are working

The first operation mode consumes virtually no current. The circuit is dead except of the SPI that can listen to commands. In Receive mode all necessary blocks are turned on to receive data at the programmed frequency.

The last two operation modes can be used to accelerate the start-up of the circuit after periods of silence. With **RO and biasing only**, the long start-up time of the reference oscillator (RO) can be circumvented. RO and biasing consume not as much current as the whole receiver. With **Synthesizer only** the full PLL is already working and locked in. Current consuming blocks as the LNA, the IF-filter and the FSK-demodulator are turned off in this state. The last mode is useful if the receiver has to listen in short periods.

### 5.1.2 Multi Functional Output Mode

Selections are:

- Z-State MFO pin is in high impedance mode
- SPI-out MFO pin is digital serial output for data of register R7 (default)
- Logic-0 MFO pin is pulled to ground
- Logic-1 MFO pin is pulled to VCC
- RO-out MFO pin is buffered, analogue output of RO frequency
- IF-out MFO pin is buffered, analogue output of IF2 signal after the IF-filter
- LD-out MFO pin represents lock state of PLL

All other visible selections are only for test purposes and have no significant value if the circuit is operating on the evaluation board.

Z-State, Logic-0 and Logic-1 can be used to control an additional digital input on the board if no microcontroller output is available. With RO-out a 10MHz clock frequency is available on the board that can also be used to save one quartz crystal by driving the RO of another MLX71122 receiver. IF-out provides the internal IF2 signal amplified by a factor of 5 if the MFO-pin is unloaded. The output resistance is about 610Ω in this mode. The IF-out mode can be used to further filter the IF2 signal. In this case an external limiting amplifier and demodulator must be used.

With LD-out the state of the PLL can be detected. The lock state is also displayed in the LD field of the **IC Status frame**. An additional field in the **IC Status frame** appears that can display the approximate lock in time in ms measured by the PC. This is not very accurate!

In SPI-out mode the data of register R7 can be read out and the different circuit states are displayed in the **IC Status frame**.

### 5.1.3 Function of LDRSSIL bit

Unfortunately there is more information available than bits in R7. So, these radio buttons select the output that is multiplexed to bit 11 of register R7. One can either select the output of the RSSI low flag or the Lock Detection flag (default) of the PLL. The selection affects the output displayed in the IC Status frame.

### 5.1.4 Bit Slicer Mode

These radio buttons control which data slice mode is used. One can either select averaging mode (default) that uses a RC-low pass to generate the reference voltage or peak detector mode that uses the median as reference for the output comparator.


### 5.1.5 DTAO Polarity

At positive polarity (default) the DTAO output is high if the DFO voltage is higher than the reference voltage and vice versa.

### 5.1.6 Demodulation Type

This selects the type of demodulator to use. In case of ASK demodulation the FSK demodulator is turned off and the RSSI pin is internally connected to the data filter. In FSK mode (default) the FSK demodulator output is connected to the data filter but the RSSI voltage is still available at the RSSI pin.

## 5.2 Gain Control – Tab



The **Gain Control** tab is split up into an upper part defining the static gain of different receiver blocks and a lower part for controlling the **Automatic Gain Control (AGC)**.

The frame **Receiver Gain Settings** contains the following controls:

### 5.2.1 LNA

Four different LNA gain settings are possible. Since the absolute gain depends on the input matching of the LNA and on the quality factor of the tank circuit, only settings relative to the default gain are selectable. The gain is controlled by the core current of the LNA.

Possible selections are: Default -20dB, Default -6dB, Default -2dB, Default

### 5.2.2 IF Filter

The Intermediate Frequency Filter (IFF) has four gain settings: -14dB, -6dB, 0dB (default), +6dB.

These are absolute voltage gains from the filter input to the input of the Intermediate Frequency Amplifier (IFA). Default gain is +6dB. If MFO is set to IF-out, 14dB have to be added for the gain from the filter input to the unloaded MFO-pin and -9dB have to be added for the gain from the filter input to the MFO-pin with 50Ω load. The output resistance of the MFO-buffer is about 610Ω.

### 5.2.3 1<sup>st</sup> Mixer Gain

These radio buttons set the MIX1GAIN bit. It specifies the gain of the 1<sup>st</sup> mixer.

Possible selections are: 0dB, +14dB (default)

#### 5.2.4 2<sup>nd</sup> Mixer Gain

These radio buttons set the MIX2GAIN bit. It specifies the gain of the 2<sup>nd</sup> mixer. Possible selections are: -2dB, +9dB (default)

#### 5.2.5 Demodulator Gain

These radio buttons control the frequency to voltage conversion gain of the FSK-demodulator:

- low 12mV/kHz (default)
- high 14.5mV/kHz

The Automatic Gain Control (AGC) enables the circuit to keep its internal voltage amplitude levels in the linear operation range of the different front end blocks. By default the gain settings are high to keep the noise contribution of the active IF-filter as low as possible. If the input signal increases the filter will soon become nonlinear because the input level is too high. A digital control circuit of the MLX71122 can be used to lower the gains of the previous blocks to maintain the linear input range of the IF-filter as far as possible. First the gain of mixer 2 is lowered, then mixer 1 and in the end the LNA gain.

#### 5.2.6 RSSI Gain

The RSSIGAIN setting determines the RSSI gain of the IFA:

- low 39mV/dB
- high 51mV/dB (default)

The output voltage range of the RSSI voltage will also be affected by this setting.

#### 5.2.7 Enable AGC

This checkbox enables or disables (default) the AGC feature. Make sure that RSSIGAIN is high to use AGC.

#### 5.2.8 Delay Settings


The AGC circuit uses the RSSIL and RSSIH flags to specify whether the gains have to be increased or decreased. In order to make the gain switching independent of short signal fluctuations, four delay times are selectable that specify how long the RSSIL or RSSIH flags have to be set before the gains are changed. The delays are related to the reference frequency of the IF-filter adjustment circuit  $f_{IFF}$ . If the reference oscillator frequency is 10MHz then  $f_{IFF}$  should be equal to 3MHz.

- Selectable delays are 0 /  $f_{IFF}$  (default), 3 /  $f_{IFF}$ , 15 /  $f_{IFF}$ , 31 /  $f_{IFF}$
- or for 10 MHz RO frequency 0 $\mu$ s (default), 1 $\mu$ s, 5 $\mu$ s, 10.3 $\mu$ s

#### 5.2.9 Delay Mode

These radio buttons specify whether the delay is only applied at gain increase and not at decrease (default), or for both, increase and decrease.

### 5.3 PLL Control – Tab



The PLL Control tab contains settings for the PLL and the VCO.

#### 5.3.1 LDTIME

This selection box specifies the minimum time delay before a lock in of the PLL occurs after start of the PLL. It is related to the reference frequency  $f_R$  of the PFD.

Four possible time delays are selectable:  $2 / f_R$ ,  $4 / f_R$ ,  $8 / f_R$ ,  $16 / f_R$  (default)

#### 5.3.2 LDMODE

These radio buttons specify whether the lock in condition is always checked (default) or only until the first lock in. The repetition of the check is performed with the period set in **LDERR**.

#### 5.3.3 LDERR

These radio buttons specify how long the up and down pulses of the PFD can be different without losing the lock in state. If the PLL is locked in, these times of different up and down signals should be very small since there is no correction of the VCO frequency necessary. If not, the power of the reference spurs in the VCO output signal will increase. This can be the case for leaky capacitors in the loop filter. If the default for **LDERR** of 15ns is not sufficient to keep the lock in state, it can be increased to 30ns.

#### 5.3.4 **CPCUR**

This selection box specifies the charge pump current which is important to know for the design of the PLL loop-filter. The charge pump is controlled by a Phase-Frequency-Detector (PFD) that makes it possible to control phase as well as frequency deviations of the VCO. Four different settings are selectable:

- 100 $\mu$ A             $\pm$ 100 $\mu$ A (default)
- 400 $\mu$ A             $\pm$ 400 $\mu$ A
- 400 $\mu$ A Dn        drains 400 $\mu$ A from pin LF to ground; static down
- 400 $\mu$ A Up        sources 400 $\mu$ A from  $V_{CC}$  to pin LF; static up

#### 5.3.5 **ROCUR**

This selection box sets the core current of the reference oscillator. It should not be changed unless there is a reason to do it.

Four current selections are available: 85 $\mu$ A, 170 $\mu$ A, 270 $\mu$ A, 355 $\mu$ A (default)

#### 5.3.6 **PRESCUR**

The **PRESCUR** radio buttons specify the bias current of the PLL prescaler. The prescaler is a block that works at the highest operating frequency of the circuit since it divides the VCO output signal. At high VCO frequencies and under certain ambient conditions it may be necessary to increase its bias current from the 20 $\mu$ A (default) to 30 $\mu$ A to keep it dividing correctly.

#### 5.3.7 **PFDPOL**

The polarity of the PDF should not be changed if the standard test circuit is used where only a tank inductor is placed between pins TNK1 and TNK2. Default value is negative. If the loop filter voltage to frequency characteristic changes the sign of its slope, then it is necessary to change the PDF polarity. This can be the case if an external VCO is used or if an additional element with controllable reactance is connected between the pins TNK1 and TNK2.

#### 5.3.8 **VCO Range**

The MLX71122 is designed for  $V_{CC} = 5V$  so the default value of this setting is 5V. Nevertheless, it can be used down to 3V if this value is set to 3V. The most critical part at lower supply voltages is the VCO range which can be adjusted with this setting. For supply voltages in between, the optimal setting must be found by experiment.

#### 5.3.9 **VCO Buffer Current**

The output buffer of the VCO works at the highest operating frequency of the circuit. Since it has to drive the prescaler with a digital signal, the core current of the buffer can be increased from about 900 $\mu$ A (default) to 1040 $\mu$ A if it is necessary at high VCO frequencies and under certain ambient conditions.

#### 5.3.10 **VCO Core Current**

The VCO core works at the highest operating frequency of the circuit. Its core current can be increased from about 450 $\mu$ A (default) to 520 $\mu$ A if it is necessary at high VCO frequencies and under certain ambient conditions.

## 5.4 Frequency and IFF Control – Tab

The **Frequency and IFF Control** tab contains settings for the IF-filter auto-adjustment circuit and for the control of the receive frequency.

The **IF-Filter Auto-Adjustment Control** uses a digitally controlled oscillator that works like a digital PLL. Its reference frequency, which is by default at about 3MHz, is derived from the RO frequency by dividing  $f_{RO}$  by **RIFF Divider** and multiplying it by 200. The digital control word of the filter oscillator also controls the centre frequency of the filter (2MHz). This is possible because it uses the same transconductance cells as the oscillator. The tab offers several fields to control the adjustment circuit.

### 5.4.1 Auto Adjustment

This checkbox controls whether the auto-adjustment is turned on or off. If it is turned on (default), it corrects continuously the centre frequency of the filter. If it is turned off, then the actual **IFF Preset Value** is loaded into the digital control word and the auto-tuning stops with this value. The filter works with this **IFF Preset Value** if auto-adjustment is deactivated and the **IFFSTATE** (see section 4.6) changes to tuned. After enabling the auto-tuning again the process starts with the previously loaded **IFF Preset Value**.

### 5.4.2 Halt

This checkbox interrupts the auto-tuning process but leaves the last control value in the internal register. After deactivating this box the tuning process continues with this value.

### 5.4.3 RIFF Divider

This value controls the ratio of the IF filter oscillator frequency to the RO frequency. Default value is 684.

#### 5.4.4 IFF Preset Value

This value is the start value of the digitally controlled filter oscillator. It is loaded into the internal control word register after start-up or if the auto-tuning is deactivated. Default value is 91.

#### 5.4.5 IFF centre freq.

This field displays the actual centre frequency of the filter with respect to all settings. It should be 2MHz because it is the IF2. Also slightly different IF-frequencies are possible in order to correct frequency deviations caused by an inappropriate channel step width.

#### 5.4.6 $f_{XTAL}$

This is the oscillator frequency of the quartz crystal oscillator. The IC is designed for a  $f_{XTAL}$  of 10MHz!

#### 5.4.7 R Divider

This is the reference divider value by that the RO frequency is divided to provide the reference frequency for the PFD. Default value is 75.

#### 5.4.8 $f_{RF}$

It is possible to enter the desired receive frequency in this field. The N and A counter values are calculated from this entry when the calculate button is pressed. Default receive frequency is 384MHz.

#### 5.4.9 A

This is the A counter of the pulse swallow feedback divider of the PLL. The total feedback divider value is calculated with  $N_{TOT} = 32 \cdot N + A$ . Default value is 20.

#### 5.4.10 N

This is the N counter of the pulse swallow feedback divider of the PLL. The total feedback divider value is calculated with  $N_{TOT} = 32 \cdot N + A$ . Default value is 120.

#### 5.4.11 $N_{TOT}$

This is the total feedback divider value which is calculated with  $N_{TOT} = 32 \cdot N + A$ . Default value is 3860. This field can not be changed.

#### 5.4.12 Calculate Button

The **Calculate** button triggers the calculation of new N and A counter values from the entered  $f_{RF}$  with respect to all other settings.

### 5.4.13 LO1

The frame **Injection Side** defines the injection side of the LO signals into the mixers. At high side injection the LO signal has a higher frequency than the other input signal of the mixer and vice versa. The **LO1** value is only used for calculation reasons since it has no effect on the register settings. On the other hand it has much impact on the required LO1 frequency. Default value is high. The effect of the **LO1** setting can be observed in the **Tuning Info** frame (see figure in section 4.4).

### 5.4.14 LO2

Since mixer 2 is an image rejection mixer, we can select the right mixing product by selecting the right injection side for **LO2**. Default value is high. The effect of the **LO2** setting can be observed in the **Tuning Info** frame (see figure in section 4.4).

### 5.4.15 LO2DIV

These radio buttons specify the divider ratio by that the LO2 frequency is lower than the LO1 frequency. LO1 is injected into mixer 1 and LO2 is injected into mixer 2.

## 5.5 Register Set - Tab

Control Word Register	Hexadecimal Value
Control Word Register 0	0x08C
Control Word Register 1	0x8F4
Control Word Register 2	0xF14
Control Word Register 3	0x100
Control Word Register 4	0x04B
Control Word Register 5	0x2AC
Control Word Register 6	0xE5B
Control Word Register 7 (read only)	0x000

Legend: 1 red: register bit is high    0 blue: register bit is low

The **Register Set** tab gives an overview of all actual control word registers of the IC (see Data Sheet section 4). Registers R0 to R7 with all their bits are displayed from top to bottom. The most significant bits are on the left hand side. Red fields mean the bit is high, blue fields mean the bit is low. For ease of use the corresponding word value in hexadecimal notation is shown on the right hand side of each control word.

Single bits can be manipulated in this tab. If the mouse pointer is moved over a field, then the bit name will be displayed in the status field at the bottom of the dialog window and directly at the location of the mouse pointer. A single click on a bit field toggles the state of this bit between low and high.

**Your Notes**

PRELIMINARY

PRELIMINARY

---

For the latest version of this document, go to our website at:  
[www.melexis.com](http://www.melexis.com)

Or for additional information contact Melexis Direct:

Europe and Japan:  
Phone: +32 1367 0495  
E-mail: [sales\\_europe@melexis.com](mailto:sales_europe@melexis.com)

All other locations:  
Phone: +1 603 223 2362  
E-mail: [sales\\_usa@melexis.com](mailto:sales_usa@melexis.com)

ISO/TS16949 and ISO14001 Certified