Development & Quality

Internship - Risc-V PMP integration - 3 to 6 months - Paris, France

JOB.TITLE

  • OU.DIVISION

  • EMPLOYMENT.TYPE

  • OU.LOCATION




Project Description

The PMP (Physical Memory Protection) feature is a key part of RISC-V privilege specification that is fundamental for OS and application security, defining regions which can be individually configured to create access permissions to a range of addresses in memory. 

The target of this internship has two work packages:

WP1: Compare our existing MPU (Memory Protection Unit) to the PMP in terms of area, speed and functionality. 

WP2: The choice resulting from the comparison will then be implemented in Verilog and integrated in a prototype platform based on a RISC-V CPU.

Expected results

A Verilog code for the PMP, a set of test cases verifying its correct behavior, synthesis results (area and speed) and a comprehensive comparative table of this PMP versus our existing MPU. A Xilinx based FPGA validating the theoretical results.

 

Your profile

  • WP1 only : Master 1      OR        WP1 + WP2: Master 2

  • Basic knowledge of CPU Architectures

  • Basic knowledge of VHDL and/or Verilog

We offer

Joining Melexis for your internship is the opportunity to build up your know-how in a high-tech, international and dynamic company, benefit from the experience and training of our experts and enjoy the welcoming and friendly atmosphere of our team. 

Our Paris office is specialized in Digital Design and counts 18 employees.


Facts and Figures

  • Working Hours per Week

    35

  • Business Travel Required

    Yes, according to position accountabilities

  • Work Permit Required

    Yes

  • Working in Shift Required

    No