Development & Quality

Internship - Fault Tolerant Risc-V - 6 months - Paris, France

JOB.TITLE

  • OU.DIVISION

  • EMPLOYMENT.TYPE

  • OU.LOCATION




Project Description

The target of this  internship is to evaluate the efficiency of a minimal fault tolerant hardware on a Risc-V CPU and optionally enlarge analysis to fault detection hardware only.

During this internship you will have the opportunity to gather knowledge on CPU architecture, GCC, Cadence tools for simulation and Synopsys tools for fault injection.

Your profile

  • Master 2

  • Familiar wih CPU architectures

We offer

Joining Melexis for your internship is the opportunity to build up your know-how in a high-tech, international and dynamic company, benefit from the experience and training of our experts and enjoy the welcoming and friendly atmosphere of our team. 

Our Paris office is specialized in Digital Design and counts 18 employees.


Facts and Figures

  • Working Hours per Week

    35

  • Business Travel Required

    Yes, according to position accountabilities

  • Work Permit Required

    Yes

  • Working in Shift Required

    No